Method to form self-aligned gate structures around cold cathode emitter tips using chemical mechanical polishing technology

ABSTRACT

A chemical mechanical polishing process for the formation of self-aligned gate structures surrounding an electron emission tip for use in field emission displays in which the emission tip is i) optionally sharpened through oxidation, ii) deposited with a conformal insulating material, iii) deposited with a flowable insulating material, which is reflowed below the level of the tip, iv) optionally deposited with another insulating material, v) deposited with a conductive material layer, and vi) optionally, deposited with a buffering material, vii) planarized with a chemical mechanical planarization (CMP) step, to expose the conformal insulating layer, viii) wet etched to remove the insulating material and thereby expose the emission tip, afterwhich ix) the emitter tip may be coated with a material having a lower work function than silicon.

FIELD OF THE INVENTION

This invention relates to field emission devices, and more particularly to processes for creating gate structures which are self-aligned to the emitter tips using chemical mechanical planarization (CMP).

BACKGROUND OF THE INVENTION

Cathode ray tube (CRT) displays, such as those commonly used in desk-top computer screens, function as a result of a scanning electron beam from an electron gun, impinging on phosphors on a relatively distant screen. The electrons increase the energy level of the phosphors. When the phosphors return to their normal energy level, they release the energy from the electrons as a photon of light, which is transmitted through the glass screen of the display to the viewer.

Flat panel displays have become increasingly important in appliances requiring lightweight portable screens. Currently, such screens use electroluminescent or liquid crystal technology. A promising technology is the use of a matrix-addressable array of cold cathode emission devices to excite phosphor on a screen.

In U.S. Pat. No. 3,875,442, entitled "Display Panel," Wasa et. al. disclose a display panel comprising a transparent gas-tight envelope, two main planar electrodes which are arranged within the gas-tight envelope parallel with each other, and a cathodeluminescent panel. One of the two main electrodes is a cold cathode, and the other is a low potential anode, gate, or grid. The cathode luminescent panel may consist of a transparent glass plate, a transparent electrode formed on the transparent glass plate, and a phosphor layer coated on the transparent electrode. The phosphor layer is made of, for example, zinc oxide which can be excited with low energy electrons.

Spindt, et. al. discuss field emission cathode structures in U.S. Pat. Nos. 3,665,241, and 3,755,704, and 3,812,559. To produce the desired field emission, a potential source is provided with its positive terminal connected to the gate, or grid, and its negative terminal connected to the emitter electrode (cathode conductor substrate). The potential source may be made variable for the purpose of controlling the electron emission current. Upon application of a potential between the electrodes, an electric field is established between the emitter tips and the low potential anode grid, thus causing electrons to be emitted from the cathode tips through the holes in the grid electrode.

An array of points in registry with holes in low potential anode grids are adaptable to the production of cathodes subdivided into areas containing one or more tips from which areas emissions can be drawn separately by the application of the appropriate potentials thereto.

The clarity, or resolution, of a field emission display is a function of a number of factors, including emitter tip sharpness, alignment and spacing of the gates, or grid openings, which surround the tips, pixel size, as well as cathode-to-gate and cathode-to-screen voltages. These factors are also interrelated. For example, the voltage required for electron emission from the emitter tips is a function of both cathode-to-gate spacing and tip sharpness. One advantage of the disclosed process is that very narrow cathode-to-gate spacing is possible, which permits the use of threshold voltages that are at least an order of magnitude lower than those previously reported. Since emitted current is proportional to the difference of the applied emitter-to-gate voltage and the emission threshold voltage, for any given emitter-to-gate voltage, a lowered threshold voltage will result in greater current.

The gate etch masks of early field emission displays were manually aligned to emitter tips. Manual alignment introduces variability into the process, which often results in less than optimum electron emission patterns. U.S. Pat. No. 3,970,887 entitled "Micro-Structure Field Emission Electron Source," teaches self-alignment of emitter tips. The self-aligned fabrication of emitter tips and gates greatly reduces process variability, decreases manufacturing costs, and results in a display having greater image sharpness.

SUMMARY OF THE INVENTION

The object of the present invention is create an improved self-aligned process for fabricating field emission displays. The disclosed process utilizes multiple, selectively etchable dielectric layers in combination with chemical mechanical planarization to create ultra-fine gate-to-tip spacing which results in emission threshold voltages that are at least an order of magnitude lower than those previously reported in the literature. Since emitted current is proportional to the difference of the applied emitter-to-gate voltage and the emission threshold voltage, for any given emitter-to-gate voltage, a lowered threshold voltage will result in greater current.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be better understood from reading the following description of nonlimitative embodiments, with reference to the attached drawings, wherein below:

FIG. 1 is a cross-sectional schematic drawing of a flat panel display showing an electron emission tip, or field emission cathode, surrounded by the self-aligned gate structures formed using the process of the present invention.

FIG. 2 shows an electron emitter tip having a conformal insulating layer and a flowable insulating layer deposited thereon, according to the present invention.

FIG. 3 shows the electron emitting tip of FIG. 2 following the reflow heating of the flowable insulating layer, at approximately 1000° C., according to the present invention.

FIG. 4 shows the electron emitting tip of FIG. 3 after the conductive gate layer has been deposited thereon, according to the present invention.

FIG. 5 shows the electron emitter tip of FIG. 4 after a chemical mechanical planarization (CMP) step has been performed, according to the present invention.

FIGS. 6A and 6B show the electron emitting tip of FIG. 5 after the insulating layer has undergone a wet etching process to expose the emitter tip, according to the present invention. FIG. 6A shows the result if the insulating layer is an oxide. FIG. 6B shows the result if the insulating layer is a nitride.

FIG. 7 is a flow diagram of the steps involved in a gate formation process in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 1, a field emission display employing a cold cathode is depicted. The substrate 11 can be comprised of glass, for example, or any of a variety of other suitable materials. In the preferred embodiment, a single crystal silicon layer serves as a substrate 11 onto which a conductive material layer 12, such as doped polycrystalline silicon has been deposited. At a field emission site location, a conical micro-cathode 13 has been constructed on top of the substrate 11. Surrounding the micro-cathode 13, is a low potential anode gate structure 15. When a voltage differential, through source 20, is applied between the cathode 13 and the gate 15, a stream of electrons 17 is emitted toward a phosphor coated screen 16. Screen 16 is an anode. The electron emission tip 13 is integral with the single crystal semiconductor substrate 11, and serves as a cathode conductor. Gate 15 serves as a low potential anode or grid structure for its respective cathode 13. A dielectric insulating layer 14 is deposited on the conductive cathode layer 12. The insulator 14 also has an opening at the field emission site location.

The invention can best be understood with reference to FIGS. 2-7 of the drawings which depict the initial, intermediate and final structures produced by a series of manufacturing steps according to the invention.

There are several methods by which to form the electron emissions tips employed in the process of the present invention. Examples of such methods are presented in U.S. Pat. No. 3,970,887 entitled "Micro-structure Field Emission Electron Source."

In practice, a single crystal P-type silicon wafer having formed therein (by suitable known doping pretreatment) a series of elongated, parallel extending opposite N-type conductivity regions, or wells. Each N-type conductivity strip has a width of approximately 10 microns, and a depth of approximately 3 microns. The spacing of the strips is arbitrary and can be adjusted to accommodate a desired number of field emission cathode sites to be formed on a given size silicon wafer substrate. (Processing of the substrate to provide the P-type and N-type conductivity regions may be by may well-known semiconductor processing techniques, such as diffusion and/or epitaxial growth.) If desired the P-type and N-type regions, of course, can be reversed through the use of a suitable starting substrate and appropriate dopants.

The wells, having been implanted with ions will be the site of the emitter tips. A field emission cathode microstructure can be manufactured using an underlying single crystal, semiconductor substrate. The semiconductor substrate may be either P or N-type and is selectively masked on one of its surfaces where it is desired to form field emission cathode sites. The masking is done in a manner such that the masked areas define islands on the surface of the underlying semiconductor substrate. Thereafter, selective sidewise removal of the underlying peripheral surrounding regions of the semiconductor substrate beneath the edges of the masked island areas results in the production of a centrally disposed, raised, single crystal semiconductor field emitter tip in the region immediately under each masked island area defining a field emission cathode site. It is preferred that the removal of underlying peripheral surrounding regions of the semiconductor substrate be closely controlled by oxidation of the surface of the semiconductor substrate surrounding the masked island areas with the oxidation phase being conducted sufficiently long to produce sideways growth of the resulting oxide layer beneath the peripheral edges of the masked areas to an extent required to leave only a non-oxidized tip of underlying, single crystal substrate beneath the island mask. Thereafter, the oxide layer is differentially etched away at least in the regions immediately surrounding the masked island areas to result in the production of a centrally disposed, raised, single crystal semiconductor field emitter tip integral with the underlying single, crystal semiconductor substrate at each desired field emission cathode site.

Before beginning the gate formation process, the tip of the electron emitter may be sharpened through an oxidation process (FIG. 7). The surface of the silicon wafer (Si) 11 and the emitter tip 13 are oxidized to produce an oxide layer of SiO₂, which is then etched to sharpen the tip. Any conventional, known oxidation process may be employed in forming the SiO₂, and etching the tip.

The next step (FIG. 7), a selectively etchable material layer is deposited. In the preferred embodiment process, a conformally deposited silicon nitride layer is used. Although other materials which are selectively etchable with respect to the flowable insulative layer may be used, (e.g., SiO₂, and silicon oxynitride) a nitride layer is particularly effective against oxygen diffusion and, therefore, can be used for layers as thin as 1000 Å, but preferably greater than 1000 Å. This is particularly advantageous, since small gate 15 to cathode 13 distances result in lower emitter drive voltages. The thickness of the insulating dielectric layer 18 will determine the gate 15 to cathode 13 spacing. The nitride insulating layer 18, as shown in FIG. 2, is a conformal insulating layer. The nitride layer is deposited on the emitter tip 13 in a manner such that the nitride layer conforms to the conical shape of the cathode emitter tip 13.

The next step (FIG. 7), is the deposition of the flowable insulating layer 14, as shown in FIG. 2. The flowable insulating layer 14 may be comprised of spin-on-glass (SOG), borophosphosilicate glass (BPSG), or a polyimide, or other suitable material, including, but not limited to, other spin on dielectrics or flowable dielectrics. Under certain conditions, such materials flow easily over the surface of the wafer, resulting in a densified planarized layer. The thickness of the flowable insulating layer 14, together with the conformal insulating layer 18 will determine the gate 15 to substrate 11 spacing; the conformal insulating layer 18 alone substantially determines the gate 15 to cathode 13 spacing.

The preferred embodiment uses BPSG. The BPSG layer may be initially deposited by a technique such as chemical vapor deposition (CVD) using a phosphorous source such as phosphine (PH₃) gas. The wafer surface may also be exposed to a boron source such as diborane (B_(2H) 6) gas. The resultant BPSG layer 14 initially, may cover the cathode tip 13, and it may then be reflowed. In general, the BPSG reflow is performed at a temperature in the range of 700° C. to 1050° C. In practice, the upper limit of the reflow temperature will be controlled by the effects of the reflow on the substrate and other related structures.

In the preferred embodiment, the BPSG layer is heated to a temperature of approximately 1000° C. to cause a slight flow of the flowable insulating material, preferably, to a substantially uniform level below the emitter tip 13, as shown in FIG. 3.

A technique described in U.S. Pat. No. 4,732,658, describes the use of a CVD method. A silicate glass such a BPSG is deposited over a region of a semiconductor wafer as an approximately uniform thickness layer. The glass is deposited by CVD in an atmospheric system. A review of suitable atmospheric systems is given in W. Kern, G. L. Schnable, RCA Review, Vol. 43, pgs. 423-457, Sept. 1982.

A variation of atmospheric CVD systems is given in W. Kern, G. L. Schnable, RCA Review, Vol. 43, pgs 423-457, Sept 1982, the same being incorporated herein called plasma-enhanced CVD (PECVD) could also be used to deposit the silicate glass. PECVD is more particularly described in "Process and Film Characterization of PECVD Borophosphosilicate Films for VLSI Applications", J. E. Tong, K. Schertenleib and R. A. Carpio, Solid State Technology, pgs. 161-170, Jan. 1984. Other deposition processes, such as low pressure CVD, may also be used to deposit the silicate glass.

As shown in FIG. 7, another insulating nitride material layer may optionally be deposited at this stage on top of the flowable insulating material 14 to further adjust the spacing between the gate 15 and the tip 13.

In an alternative embodiment, deposition of the conformal insulating dielectric layer may be delayed until this stage in the gate forming process, i.e., after the deposition and reflow of the flowable insulating material layer 14. In other words, the flowable insulating layer 14 may be deposited first, followed by the deposition of the conformal insulating layer. After the reflow step, the emitter tip 13 would be exposed, thereby providing an opportunity to deposit a conformal insulating layer prior to the deposition of the conductive gate material layer 15.

The next step in the process (FIG. 7) is the deposition of the conductive gate material 15. The gate 15 is formed from a conductive layer. The conductive material layer may comprise a metal such as chromium or molybdenum, but the preferred material for this process is deemed to be doped polysilicon.

At this stage in the fabrication, (FIG. 7) a buffer material may be deposited to prevent the undesired etching of the lower-lying portions of the conductive gate material layer during the chemical mechanical polishing (CMP) step which follows. It should be emphasized that the deposition of a buffering layer is an optional step. A suitable buffering material is a thin layer of Si₃ N₄. The nitride buffer layer has the effect of protecting the tip 13, which is one advantage of performing this optional step. The buffering layer substantially impedes the progress of the CMP into the layer on which the buffering material is deposited.

The next step in the gate formation process (FIG. 7) is the chemical mechanical planarization (CMP), also referred to in the art as chemical mechanical polishing (CMP). Through the use of chemical and abrasive techniques, the buffer material as well as any other layers (e.g. the conductive material layer, the conformal insulating layer) extending beyond the emitter tip 13 are "polished" away.

In general, CMP involves holding or rotating a wafer of semiconductor material against a wetted polishing surface under controlled chemical slurry, pressure, and temperature conditions. A chemical slurry containing a polishing agent such as alumina or silica may be utilized as the abrasive medium. Additionally, the chemical slurry may contain chemical etchants. This procedure may be used to produce a surface with a desired endpoint or thickness, which also has a polished and planarized surface. Such apparatus for polishing are disclosed in U.S. Pat. Nos. 4,193,226 and 4,811,522. Another such apparatus is manufactured by Westech Engineering and is designated as a Model 372 Polisher.

CMP will be performed substantially over the entire wafer surface, and at a high pressure. Initially, CMP will proceed at a very fast rate, as the peaks are being removed, then the rate will slow dramatically after the peaks have been substantially removed. The removal rate of the CMP is proportionally related to the pressure and the hardness of the surface being planarized.

FIG. 5 illustrates the intermediate step in the gate formation process following the chemical mechanical planarization CMP. A substantially planar surface is achieved, and the conformal insulating layer 18 is thereby exposed. FIG. 5 shows the means by which the conformal insulating layer 18 defines the gate 15 to cathode 13 spacing, as well as the means by which the gate 15 becomes self-aligned.

The next process step (FIG. 7) is a wet etching of the selectively-etchable material layer 18 to expose the emitter tip 13. The insulating layer 18 is selectively etchable with respect to the flowable material layer 14. FIGS. 6A and 6B illustrate the field emitter device after the insulating cavity has been so etched. FIG. 6A depicts the resultant structure when the insulating layer 18 is an oxide, and FIG. 6B depicts the resultant structure when the insulating layer 18 is a nitride.

If desired, the cathode tip 13 may, optionally, be coated with a low work-function material (FIG. 7). Low work function materials include, but are not limited to cermet (Cr₃ Si+ SiO₂), cesium, rubidium, tantalum nitride, barium, chromium silicide, titanium carbide, molybdenum, and niobium. Coating of the emitter tips may be accomplished in one of many ways. The low work-function material or its precursor may be deposited through sputtering or other suitable means on the tips 13. Certain metals (e.g., titanium or chromium) may be reacted with the silicon of the tips to form silicide during a rapid thermal processing (RTP) step. Following the RTP step, any unreacted metal is removed from the tip 13. In a nitrogen ambient, deposited tantalum may be converted during RTP to tantalum nitride, a material having a particularly low work function. The coating process variations are almost endless. This results in an emitter tip 13 that may not only be sharper than a plain silicon tip, but that also has greater resistance to erosion and a lower work function. The silicide is formed by the reaction of the refractory metal with the underlying polysilicon by an anneal step.

All of the U.S. Patents cited herein are hereby incorporated by reference herein as if set forth in their entirety.

While the particular process as herein shown and disclosed in detail is fully capable of obtaining the objects and advantages herein before stated, it is to be understood that it is merely illustrative of the presently preferred embodiments of the invention and that no limitations are intended to the details of construction or design herein shown other than as described in the appended claims. 

We claim:
 1. A process for the formation of self-aligned gate structure around an electron emitting tip, said process comprising the following steps:processing a wafer to form at least one conical cathode on a substrate, said cathode having an emitter tip; depositing at least one conformal gate-to-cathode spacer layer over the tip of said cathode; depositing a flowable insulative layer superjacent said substrate, said insulative layer and said spacer layer establishing a gate-to-substrate spacing layer; depositing a conductive material layer superjacent said gate-to-substrate spacing layer; subjecting the wafer to chemical mechanical planarization (CMP) in order to expose said spacer layer; and removing a portion of said spacer layer surrounding each tip thereby exposing said tip.
 2. The process according to claim 1, wherein said spacer layer is selectively etchable with respect to said flowable insulative layer.
 3. The process according to claim 2, wherein said conductive material layer comprises doped polysilicon.
 4. The process according to claim 3, wherein the chemical mechanical planarization (CMP) step is performed with an abrasive compound in a polishing slurry.
 5. The process according to claim 4, further comprising the step of depositing a buffering material layer on said conductive material layer prior to subjecting the wafer to the chemical mechanical planarization (CMP) step.
 6. The process according to claim 5, further comprising the step of sharpening said tip by oxidation prior to depositing said gate-to-substrate spacing layer.
 7. The process according to claim 6, wherein said flowable insulative layer comprises at least one of borophosphosilicate glass (BPSG) and spin-on-glass (SOG).
 8. The process according to claim 7, further comprising reflowing said flowable insulative layer.
 9. The process according to claim 8, wherein said flowable insulative layer is reflowed to a level below the tip.
 10. The process according to claim 9, further comprising:depositing said flowable insulative layer on said cathode prior to depositing said spacer layer.
 11. The process according to claim 9, further comprising:depositing said flowable insulative layer on said cathode subsequent to depositing said spacer layer.
 12. The process according to claim 6, wherein said flowable insulative layer comprises at least one of polyimide, a spin on dielectric, and a flowable dielectric.
 13. The process according to claim 10, wherein said cathode is incorporated into an array of like cathodes as an optical display.
 14. A process for the formation of self-aligned low potential anode structures around a cathode tip, said process comprising the following steps:processing a wafer to form at least one conical cathode on a conductive substrate, said cathode having an emitter tip, said cathode having an upper portion and a lower portion; depositing at least one conformal gate-to-cathode spacer layer over said upper portion of said cathode; depositing a flowable insulative layer superjacent said substrate; reflowing said flowable insulative layer below said upper portion of said cathode; depositing a conductive gate layer superjacent said flowable insulative layer; subjecting the wafer to chemical mechanical planarization (CMP) in order to expose said spacer layer; and removing the spacer layer surrounding said upper portion of the cathode thereby exposing the tip.
 15. The process according to claim 14, wherein said flowable insulative layer comprises at least one of borophosphosilicate glass (BPSG) and spin-on-glass (SOG).
 16. The process according to claim 15, wherein said spacer layer comprises at least one of Si₃ N₄, SiO₂, and silicon oxynitride.
 17. The process according to claim 16, wherein the chemical mechanical planarization step is performed with an abrasive compound in a polishing slurry.
 18. The process according to claim 17, further comprising the step of sharpening the tip by oxidation.
 19. The process according to claim 18, further comprising the step of depositing a buffering material layer on said conductive gate layer prior to subjecting the wafer to the chemical mechanical planarization (CMP) step.
 20. A process for the formation of self-aligned gate structures around an electron emitting cathode tip, said process comprising the following steps:processing a wafer to form at least one cathode having an emitter tip; sharpening the tip of said cathode by oxidation; depositing at least one gate-to-cathode spacer layer over the tip of said cathode; depositing a gate-to-substrate spacer layer; depositing a conductive gate layer; subjecting the wafer to chemical mechanical planarization (CMP)to expose said gate-to-cathode spacer; removing said gate-to-cathode spacer layer over the tip; and coating the cathode with a material having a lower work function than silicon. 